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Abstract
This thesis describes an embedded undersampling system for capturing analog wave-
forms and monitoring signal integrity throughout a signal path. It is intended for use
in Gigabit serial products, such as crosspoints and other networking products. De-
sign reuse and simple components were the most important design parameters. The
system has a small layout, a simple digital interface, and does not require a separate
sample-and-hold circuit. The final system has 15 mV minimum resolution, operates
over common-mode logic signals from 1.8V to 1.4V, and accurately captures signals
up to 2GHz.
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Chapter 1
Introduction
Debugging a chip that can be a very time-consuming, frustrating process. A test
engineer can see only the input to the part, any registers where the data is stored
digitally, and the output. All the signals between these blocks are inaccessible, in-
cluding virtually all of the signal path. It is often very difficult to pinpoint, just by
varying the input signal and monitoring the output, where the signal has changed.
The problem could be anywhere in the middle of the signal path, or anywhere in the
control signals, or from interference in a transmission wire. Without a method for
capturing signals from inside the chip, the test engineer must exhaustively test many
configurations and rely on insight and intution to find the problem.
Probe pads provide one option for discovering the behavior of the middle of the
signal path, but they present their own challenges. Parts need to be decapsulated,
probes need to be physically worked between layers of metal to touch probe pads,
and the probes themselves act like transmission lines, inducing reflections into the
measurements. The probe pads add capacitance, and they take up sufficient area
that it is impractical to have probe pads on every signal of interest. Worse yet, often
the probe pad is up or downstream from the source of the problem, rendering hours
of effort useless.
Because of the headaches native to this process, many engineers and researchers
have been interested in the idea of "on-chip oscilloscopes." These embedded circuits
are capable of capturing and exporting waveforms from inside the chip to an easily-
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accessed output pin. Multiplexed waveform capture circuits can provide a window
into each stage of a larger part, facilitating debugging and providing information
about signal quality after every block.
Further, if these systems are sufficiently advanced and accurate, they can provide
calibration and signal monitoring information to customers with a simple, stream-
lined interface. For example, instead of providing a customer with a table of optimal
equalization and pre-emphasis settings for a backplane of a given length, an applica-
tions engineer could release a small piece of software that would let a part adjust its
own settings to obtain the best performance in the customer's environment.
These advantages intrigued the Routing and Backplane Solutions group at Ana-
log Devices, so they built a subsampling circuit to provide on-die waveform capture
for a mixed-signal crosspoint switch. The design team embedded these subsamplers
throughout the signal path, and they proved very helpful for troubleshooting prob-
lems in the first version of the design. The greatest limitation of these very successful
circuits was their interface. The new design attempts to provide a better interface,
while also addressing some of the other limitations of the all-analog subsamplers.
For my Master's of Engineering Thesis, I completed a characterization of this
existing Analog Devices subsampling circuit, evaluated alternative architectures, and
designed, simulated, and assisted with the layout of a new design. I also integrated the
revised subsampling architecture into an 0.18 micron CMOS Analog Devices network
equalizer product.
The new design is an undersampling successive-approximation analog-to-digital
converter with small, low device count components, many of which were borrowed
from other parts of the equalizer design. The comparator, voltage reference generator,
and integration of the system into the equalizer were completed through layout, and
the control logic was external to the integrated circuit. The infrastructure for on-
chip clock control was also designed and simulated, though its integration into the
equalizer design remains for future work. This system relies on undersampling - that
is, intentionally sampling a periodic signal at a frequency orders of magnitude lower
than the Nyquist rate. By advancing the sample time by a small amount (a fraction
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of the rise time) each cycle of the sampling clock, a signal that preserves the shape of
the input waveform can be produced much lower in frequency than the original. This
signal can then be amplified, multiplexed, and passed to an output pin, or analyzed
and processed in onboard control logic.
The comparator is built from a differential pair and a differential common-mode
logic flip flop taken from another part of the equalizer design. The voltage reference
generator uses an RC network to integrate a PWM signal supplied by the control
logic, resulting in a variable voltage with a small ripple. The control logic is written in
Python, and controls a 3 GHz pattern generator, an oscilloscope, and power supplies
for the equalizer. Another control logic set, written in Verilog and downloaded into a
CPLD, generates the PWM signal and reads the output of the comparator. It does
not control the sampling clock or interface with external instruments, but it provides
the framework for an integrated control system.
Simulation results for the complete system indicate that this design can support
five-bit resolution monitoring 2 GHz signals operating over a voltage range of 1.4 to
1.8 Volts.
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Chapter 2
Background
This thesis drew ideas from a large body of helpful previous work. Undersampling
theory and techniques for exploiting helpful properties of aliasing form the basis for
all embedded signal monitoring and test systems. In addition, several researchers
have produced extremely helpful work in this field, from the first analog circuits that
undersampled data signals to complete system-on-a-chip solutions in the same vein
as this one. Of these, the most helpful previous work was an analog undersampling
system developed for an Analog Devices crosspoint part several years ago. The flex-
ibility and utility of these devices plus the expertise and assistance of the designers
that built them was invaluable in developing this thesis.
2.1 Undersampling Theory
Aliasing is a common problem that faces designers of analog-to digital converters.
Since the output of a system that is affected by aliasing may look like a correct
output, but obscure that data has been lost, the designer must be very careful to pick
a sampling frequency sufficiently high as to avoid it. Despite the dangers associated
with aliasing, constructive use of aliasing can provide access to signals that would
otherwise be inaccessible.
Since the digital outputs of systems are approaching the limits of the speed of
the process, driving a detailed analog signal over the same process is so difficult as
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to be functionally beyond the limits of the technology. Even if it were possible with
heavy buffering, the amplification required would result in an output that may not
accurately reflect the state of the signal at the point it was observed.
With aliasing, it is possible to extract only the unknown information, the wave
shape, while shifting all the frequency information. The resulting output is much
slower than the signal of interest, and can be delivered to a pin without lossy buffering.
This approach only works on periodic signals, but given that restriction, the technique
still allows helpful information for testing and signal monitoring to be gathered.
Undersampling involves intentionally sampling a signal at a sub-Nyquist rate.
When sampling at a rate above the Nyquist rate, f/2, it is possible to completely
reconstruct a periodic signal from the samples. Sampling below this rate results in a
signal that may carry insufficient information to be completely reconstructed. [141.
However, an undersampling system like the one described in this thesis exploits
additional information to reconstruct the signal. Since the frequency of the monitored
signal is controlled, the shape of the monitored waveform becomes the only signifi-
cant parameter. As long as the system shows a lower-frequency replica of the higher
frequency signal, it is not important to be able to gauge the frequency of the moni-
tored signal from the output of the undersampler - the frequency is already known.
Therefore, constructive use of aliasing will yield an output that has lost information
about the frequency of the original signal, but that does not lose any information
about the pattern or amplitudes. More significantly, it will deliver this information
in the form of a signal low-frequency enough to drive to an output pin, or process on
chip. [6]
2.1.1 Time Domain Analysis
It is much easier to understand how undersampling works in the time domain than in
the frequency domain. First, consider sampling a waveform at a specific point in its
period. Wait several periods, then sample at exactly the same moment in the period
again. Even though many cycles have passed since the initial sample was taken, in the
absence of noise, the output of the converter looks as if the same point were sampled
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twice. Then consider a periodic signal of interest that is sampled at a specific point,
then, several periods later, it is sampled at a point only slightly ahead of where it
was sampled before. The samples, again ignoring noise, appear as if they had been
taken together, with the second sample immediately following the first. Continuing
this "walk" through the period of the waveform yields an output that maintains the
structure of the sampled waveform, but is significantly slower. [16]
It is also possible to achieve this undersampling with a variable delay line. By
setting the sampling frequency to a number that factors the sampling frequency, the
signal will be sampled at exactly the same point each time. Then, by adjusting a
variable delay line on the sampling clock, the signal can be sampled at different points
in its period. [11]
Consider a signal with a frequency of 100 MHz and a corresponding period of
iOns. Sampling this signal with a period of 10 MHz will result in a set of samples
that all occur at the same point in the signal. That is, sampling at 10MHz will result
in a signal that looks just like a single sample. The following figures illustrate how
this situation can result in an undersampled waveform.
;icjrl reference
7F 1 II 71 il il 1 1_M _
Figure 2-1: Long-timebase view of example sine wave
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In Figure 2-1, the signal frequency is a factor of 10 higher than the sampling clock
frequency. As such, the sampling clock pulses occur at exactly the same point in
the signal peroid. The reference voltage begins at a voltage too low, then assumes a
voltage too high, then finally settles on a voltage very close to the signal frequency
at that single point in the signal.
Lii:;a -: -7: _ r'
I. . .~ _ _...__._ _
Figure 2-2: Short-timebase view of transition
Figure 2-2 shows a closer view of the measure of the signal. Each period of the
sampling clock will result in a comparator reading for exactly the same point in the
period. The only difference between the three clock edge samples in Figure 2-1 is the
change in the reference voltage.
Figure 2-3 shows the same waveforms, but with a delayed version of the sampling
clock shown as well. Once the converter has properly settled on the value of the
signal at the point in the waveform given by clk, a delay line can transition the
sampling clock to the waveform shown in clk2, which is the same frequency as clk.
The resulting clock will, again, result in a series of comparator samples that appear
to be taken at the same point - just with that point delayed in the period of the
16
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Figure 2-3: Long-timebase view with next phase of undersampling clock
signal waveform.
Figure 2-4 shows a more clear view of the effect of the delay on the sampled
waveform. The difference between clk and clk2 will remain constant - the amount of
delay added to the system - and the new sampler clock will collect information about
a different part of the waveform's period. By stacking a series of these delays, it is
possible to provide coverage across the entire period of the waveform.
The advantages of this undersampling are clear. The slower waveform can be
redistributed with only minor amplification, and processed or exported from the chip
with ease. However, choosing the correct undersampling frequency in a "phase-walk"
system is complex, because the frequency of the signal must be very close to a perfect
multiple of the sampling frequency, but slightly out of phase. Additionally, the output
waveform frequency will depend on the chosen sampling frequency. While controlling
a static delay line is easier, that system also requires significant user burden to operate
correctly One of the advantages of a fully-integrated system is that this complexity
17
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clk clk2
Figure 2-4: Short-timebase view of both clocks
is built into control logic instead of remaining a burden for the user.
2.2 Previous Work
There have been a number of recent papers devoted to projects with similar goals.
Of these, [21] is the most interesting and the most helpful. Zheng and Shepard
have produced a full, working on-die digital sampling oscilloscope system. Significant
features include a sample-and-hold that corrects for clock feedthrough, a functional
successive-approximation analog-to-digital converter, and a clocking mechanism that
uses two DLLs and a reference clock to generate the sampling clock and the variable
delay needed to subsample the input signal. The same ideas are applied in [19],
which uses a phase interpolator and a delay offset generator to provide clocking for
its sampler circuit. This paper is broad in scope and does not provide much circuit-
level detail, but its clocking system would have been a good choice for integration into
some of Analog Devices' more complex products, since quadrature clocks are already
18
available in some designs.
The ideas presented in [5] provide a basis for the high-level goals of this project.
Casper, et. al. describe a system in which they use receiver circuitry already present
on a high-speed link to collect waveform data. By adding just a small number of
blocks, like a delay line, they are able to produce full eye-diagrams onboard their
chip. A clever idea they incorporate is evaluating an analog voltage by analyzing
it with a comparator and a static reference voltage as if it were digital. Then, by
evaluating the probability that their detection circuit registers a one or a zero, they
can estimate the shape of the original waveform, exploiting noise to drive changes
in the comparator output. This sort of calculation helps them calculate sampling
bandwidth and determine other characteristics of the circuits under test. Similarly,
[7] illustrates a specialized version of an embedded undersampling circuit tailored to
the needs of a production test system. Their focus on output speed over accuracy and
area provides a different perspective on the basic undersampling converter principles.
More general undersamplers are described in [8] and [17]. [8] is the most fundamen-
tal paper in using small embedded undersampling circuits for test and measurement.
The samplers presented there, while very basic and with a limited description, are
cited by virtually all other papers in the field. [17] illustrates a technique for adding
smaller numbers of transistors to build a converter that can evaluate noise in digital
circuits.
The most helpful articles for developing a phase interpolation block were [20],
[12], and [11]. [20] provides a thorough overview of the complexities of timing de-
sign, information about several architectural decisions, and a set of techniques for
compensating for the limitations and errors present in the designs. [11] describes a
compelling use of coupled ring-oscillators to provide resolution well below the delay
of the inverters in the ring oscillators. Integrating such a design would be a powerful
future project, since they achieved better resolution than either of the delay lines
used in this thesis. Finally, [12] provided a configurable delay block that would be an
interesting alternative to the fine delay blocks in the differential- and inverter-based
delay lines described in this thesis.
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In addition to these specialized papers, several general-purpose articles were cru-
cial in the development of the ideas presented in this thesis. [2] and [6] provide a good
overview of how to exploit undersampling in test circuitry, and explain how to resolve
the apparent discrepancy between the output of these systems and their violation of
the Nyquist criterion for sampling. [3] provided a broad overview of analog-to-digital
converter architectures, describing their advantages and disadvantages, and listing
the basic components needed to build each one. Likewise, [1] provided an instruc-
tive set of information about digital-to-analog converter architectures. [4] provided a
framework for the easy implmentation of lab instrument control in Python.
In addition to these papers, several textbooks provided assistance with concepts,
terminology, and design strategies. [10] was invaluable in the design of this thesis,
providing architectures for many components, complete with discussions of tradeoffs
and clear descriptions of design parameters. It was exceptionally helpful during the
evaluation of Analog Devices' previous undersampling system, and the design of the
DAC and the differential-pair frontend to the comparator. [9] provided assistance
during the design of the discrete circuit used to evaluate the control logic. I also valued
it for its clear explanations of technical terminology. [14] provided information about
the basics of sampling. The information in [15] provided the tools needed to generate
the CPLD-based control logic and to consider writing fully-integrated control.
2.3 Previous Analog Devices Undersampling Sys-
tem
A very helpful set of previous work was a subsampling system that Analog Devices
previously built for a crosspoint chip. Characterization and simulation of this system
helped drive the design of the converter described in this thesis, and helped provide
a benchmark for the success of the thesis.
The previous subsampling system uses two-transistor samplers, inspired by the
work of [8], and contains both NMOS and PMOS samplers to monitor full-swing
20
signals. These samplers were distributed throughout the crosspoint system, and in
each geographical area of the chip, a multiplexed amplifier buffers their output. Figure
2-5 shows the schematic for the devices. [16
sigi sig2 sig3
clk Il buffer
I out
clk clk
~T ~ ~ ~
clk Ik
Figure 2-5: Analog Devices Undersampling System
These samplers work on the principle of the "phase walk" system described in
the undersampling section. The user drives a known-frequency signal into the device,
then sets the sampler clock to a frequency just slightly out of phase from a perfect
factor of the signal frequency. The parasitic capacitance of the amplifier provides low-
pass filtering that removes most of the artifacts from the sample-and-hold, resulting
in a smooth waveform output orders of magnitude slower than the sampled signal.
The voltage buffer then drives a single signal out to a pin, where it can be measured
with an oscilloscope. Figure 2-6 shows the output of these samplers.
The greatest strength of these embedded undersamplers is their small size. The
sampling "head" consists of only two minimum-sized devices, which are easy to embed
into a design and have minimal effects on the bandwidth of the signal path. In
simulation, these samling heads provided no noticeable attenuation on signals above
the 2 GHz frequencies considered for the converter design in this thesis. The PMOS
samplers also provided good linearity performance, as shown in Figure 2-8, and yielded
very proportional waveforms.
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Figure 2-6: Output of the Analog Devices Undersampling System
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The use of such small devices does provide disadvantages as well. Figures 2-7
and 2-8 show the respective linearity of the NMOS (low-voltage) and PMOS (high-
voltage) samplers, which reflect a large discrepancy between the performance of the
two sets of samplers. The cause of the high nonlinearity in the NMOS samplers is
most likely due to the noisy area in which they are placed and poor matching with the
PMOS buffer stage they drive - the simulation results showed better performance.
Low-Voltage Sampler Linearity
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Figure 2-7: Linearity of Low-Voltage Samplers
These samplers are also highly sensitive to process variation, and samplers across
chips show large differences, sometimes approaching 30%, in signal amplitudes when
exposed to the same input signals. In addition, the samplers are subject to clock
feedthrough problems, where the charge from the switching of the clock injects itself
into the monitored signal.
The most significant issue with these samplers, however, is their interface. These
samplers are challenging to configure, since the sampling clock frequency must be set
by the user. Triggering the oscilloscope on the sampled signal is also difficult. Since
the waveform comes out at a frequency that varies based on the chosen sampling clock
frequency, it is difficult to set the oscilloscope to prevent aliasing of the undersampled
23
Figure 2-8: Linearity of High-Voltage Samplers
output. As such, the first priority for this thesis is to improve the interface, and
make a sampling circuit that trades off some of the small size and bandwidth of these
devices for ease of use.
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Chapter 3
System Architecture
Choosing a system architecture for an embedded test and signal monitoring system
requires designing based on a set of parameters that take into account that the system
will be used infrequently. Since the test system must be minimally invasive, it needs
to be small, degrade the signal as little as possible, and have minimal effect on power
consumption when disabled. Power dissipation when enabled and the amount of
time required to complete a set of tests are less importnat. Still, designing such a
system involves prioritizing between ease of use, accuracy, power dissipation and die
area, and flexibility. The proposed architecture for this system involves embedding a
comparator and a voltage reference generator into the chip, and using external control
logic and clocks to undersample the signals of interest.
3.1 Possible Architectures
In addition to standard off-chip signal monitoring techniques, there are two types of
embedded systems - analog, and digital. These systems all have different strengths
and weaknesses, but for this project, a digital architecture best fit the requirements.
Since the most important criteria were ease of use, customer applications, and accu-
racy, a digital system is worth the additional price in signal degradation, power, and
area.
25
3.1.1 Off-chip Systems
There are a number of techniques for sophisticated processing based on probes and
oscilloscopes [13]. Since all functionality is off-chip, the oscilloscope can perform
complex calculations directly on data measured right from the chip. There is no
static power dissipation, since there are no active devices involved. From a design
standpoint, they are easy to add to a schematic. Using probe pads adds another
significant advantage - since the data goes directly into an oscilloscope, it is trivial
to use the oscilloscope's built in signal processing power. There is no need to design
any signal processing or control system, since a very powerful one exists already and
can be connected directly.
Probe pads are not a perfect solution. They require significant effort to measure
the signals of interest. The parts must be decapsulated in a clean room, then probes
must be physically contacted with the pads. The process takes hours, and results in a
part that is exposed. Chips that are in production cannot be tested, and mysterious
failures are difficult to investigate. Further, there are many areas in the chip that
cannot be reached by a probe. Probe pads need to be accessible from the top level of
the chip, and must be large, so layout engineers must plan very carefully to embed
the probe pads. The design impact of the probe pads is also significant - because
they are large, they add significant capacitive load to the signal of interest.
3.1.2 Analog Undersamping Systems
A more complex approach is to embed a subsampling analog block inside signal paths
of interest. Essentially, this approach consists of adding a small clocked sample-and-
hold circuit to the signal path of interest. An engineer or end user supplies an outside
clock to the sample-and-hold circuit, which sends its output to a buffer stage and
finally out to a pin. The result is a waveform which looks like the sampled signal,
except at a much lower frequency.
In [8] these devices were remarkably small, making it possible to embed a huge
number of them. The smallest possible architecture for a sample and hold is illus-
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trated in Figure 3-1. In this architecture, the capacitance for the sample and hold
circuit is provided by the parasitic capacitance of the transistors. The first transis-
tor turns on to charge the parasitic capacitor to the level of the signal. Then, the
other transistor, clocked inversely with the first one, turns on to drive that voltage
out through a buffer to a pin. In [16] these passgate samplers required exactly four
active devices to implement - two minimum-sized transistors to produce a sample-
and-hold, and two minimum-sized transistors to provide a passgate mux. A number
of these devices could connect to a single output buffer, so the buffer could be placed
in open space, slightly away from the signal path. As the number of samplers driv-
ing the output buffer increased, the additional capacitance from the extra samplers
eventually damaged the undersampled signal. As such, the output buffers need to
be distributed throughout the chip. These output buffers then multiplex to a sin-
gle output pin. When an oscilloscope is connected to the pin, the waveform can be
viewed.
clk clk
Figure 3-1: Two-transistor Sample and Hold with Output Buffer
These systems are very small, use very little power, and provide more transpar-
ent results than a digital system. Since they add only the capacitance of a single
minimum-sized pair of transistors, they also provide very little degradation of the
signal speed when not in use.
These systems also suffer from a number of weaknesses. Clock feedthrough from
the sample and hold signal can be significant. Clock distribution and routing are
also difficult. Also, since the sample and hold system is built to be very small, pro-
cess, supply, and temperature variation result in inconsistent behavior from different
circuits, both across different chips and within different areas of the chip. Combin-
ing NMOS and PMOS devices introduces nonlinearity because of varying on-state
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resistance with changes in V,. Many engineering tricks, like clock-feedthrough can-
cellation with half-size devices and calibration techniques, can compensate for most
of these issues, but they add complexity to the system.
Another significant problem is that these analog monitoring tools are notoriously
hard to use. The variation in the signal between cycles results in an unstable wave-
form. Configuring the sampling clock frequency is also challenging, since it must be
prime with respect to the repetition rate of the signal of interest such that the resul-
tant 'beat' frequency is below the bandwidth of the analog buffer. In practice, the
frequency is set to be almost an exact divisor of the signal frequency, but shifted by
a small amount (for example, 10 ps per cycle) to provide the right amount of clock
drift to allow an undersampled waveform to appear. Some frequencies work better
than others because of oscilloscope triggering patterns, and trial-and-error seems to
be the most effective way to find them.
3.1.3 Digital Processing of Analog Undersampling Systems
A digital interface to an embedded undersampling system provides greater flexibility
at the cost of increased complexity, area, and effect on the signal path. The digital
interface has the potential to be more accurate and definitely more simple to use. It
also has the ability to perform on-board processing and shaping of the data, and to
streamline control of the system. That control system can also be used to calibrate
the system against a known signal, which may increase accuracy over an analog
undersampling system. The system can also perform its own clock control if phase
interpolation is built into the chip, removing the need for additional clocks that are
out of phase from the data clocks.
Another significant advantage of a system with onboard digital conversion and
processing is that it can use a register to output its signal instead of a pin. This
means several things - one less pin needed for onboard test, an interface that is easily
accessed by external control software, and the flexibility to allow different forms of
output. That means that access to the system can be given directly to a customer,
without requiring help from the design team.
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There are disadvantages as well to a digital architecture. Building a digital post-
processing system that connects to the back end of an analog sample-and-hold pre-
serves many of the challenges of an analog test system. On the other hand, building
a comparator with a sufficiently small sampling aperture that it does not require a
sample-and-hold, while still limiting the added line capacitance to an acceptable level
is very challenging. Likewise, designing an on-board clocking system requires sub-
stantial die area and offers the potential for noise injection into the rest of the chip.
Also, the increased area of the analog-to-digital converter, the extra power consump-
tion, and the fact that the converter itself must be very near the signal path make
this architecture an unclear victor for general purpose testing.
3.1.4 Summary
A system with on-board analog-to-digital conversion and clock control is the best
architecture for maximizing ease of use and customer functionality. While it requires
increased area and dynamic power, the increase in usability is well worth the cost.
The additional area is very minor compared to the size of any chip of substance.
Proper design can also result in a more accurate system than an analog version.
Design Parameter Off-Chip Analog Digital
Area 1 1 2
Ease of Use 3 2 1
Static Power 1 2 2
Dynamic Power 1 2 3
Effect on Signal Path 1 2 3
Non-Testing Functionality 3 2 1
Accuracy 1 3 2
Figure 3-2: Ranking of Undersampling Architectures
3.2 Analog-to-Digital Converter Designs
The most important design parameters involved in Analog-to-Digital converters are
precision (commonly described by the number of bits), speed, and the power and
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area that the converter consumes. Other parameters include linearity, signal-to-noise
ratio, and spurious free dynamic range. [3] For an embedded converter monitoring
signal integrity, the dominant factor is the size of the converter. Since the converter is
undersampling a much faster signal for use in testing, the only speed parameter that
matters is the analog bandwidth. The determining factor of the analog bandwidth is
the comparator's sampling aperture, or how long the signal must remain stable for the
comparator to make the correct decision about its magnitude. If the converter requires
several cycles to complete its conversion, there is little disadvantage. The precision of
the converter is likewise less important than its size because test measurement does
not require that the converter be precise down to microvolt levels. A quick picture is
much more useful than a slower, very detailed one.
3.2.1 Overview of Analog-to-Digital Architectures
There are four major architectures for analog-to-digital conversion. These four types
are Flash, Pipelined, SAR, and Sigma-Delta Modulators.
Flash converters use an individual comparator and DAC for each bit. In a single
cycle, they compare the signal of interest to reference voltages that encompass the
full range and precision of the converter. This architecture is the fastest architecture,
but it is also the largest, the most power hungry, and the architecture that places
the heaviest additional capacitive load on the sampled signal, often requiring an
input buffer. Since the flash architecture can be built with the same comparator as
other architectures, it offers no advantage in aperture time. As the number of cycles
required is not a significant metric for this application, a flash converter is a poor
choice. [1]
Sigma-Delta modulation is based on a different set of principles. A sigma-delta
converter uses a single one-bit comparator connected to the signal of interest and
an integrator. The output of the comparator is connected to both the integrator
and a digital filter that feeds a register. The filter converts the stream of high-
and-low output signals from the comparator into a digital output. The sigma-delta
architecture provides a number of advantages. It is both very small and capable of
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very good precision. Unfortunately, it does not meet the needs of this project because
it requires that the signal of interest be oversampled. Since the limits of the process
may already be streteched by the high speeds of the equalizer, it is doubtful that an
embedded converter will be capable of oversampling the data. Even if it were, the
data would need to be parallellized and processed with substantial digital filtration
effects, rendering the final size too large. [1]
The third type of converters, pipelined converters, borrow heavily from the flash
architecture. Instead of a bank of converters that perform conversion of an analog
signal in a single cycle, they have a bank of comparators that can connect to multiple
reference voltages. They then can convert the signal in a series of steps, first com-
paring it to a set of medium voltages, then comparing the signal to a set of higher
or lower reference voltages as needed. This approach carried to its extreme (a single
comparator, with a reference voltage that varies across the full range of the sampled
signal) is a successive approximation converter. [1]
3.2.2 Successive Approximation Converters
A successive approximation converter consists of a comparator, a digital-to-analog
converter, and some control logic. The converter begins with a digital value some-
where near the middle of its range, passes that through the digital-to-analog converter,
and compares that reference voltage to the signal of interest. If it finds the signal
higher, it raises its digital value. If it finds the signal lower, it lowers its digital value.
This process continues until it reaches the limits of its resolution.
This converter architecture is a clear best choice for a test and monitoring un-
dersampling system. Since an arbitrarily long number of cycles is not a significant
drawback, its superior area and power considerations make it a better choice than a
flash or a pipelined converter. Depending on the design of the comparator and the
digital-to-analog converter, it should perform equally well in terms of resolution and
aperture as either of the other architectures. The only serious concern is that there
may be variation in the signal between different periods. Since thousands of signal
periods may pass between each cycle of the successive approximation converter, even
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sampling at the same point on the signal may yield different results. A flash converter
or a pipeline converter would be more likely to reveal such an anomaly. A well-written
calibration control routine on a successive approximation converter can also detect
cross-period variation, however, and since the monitored signal must be periodic, it
is often advantageous to average out non-periodic events.
3.3 Circuit Blocks
The choice of components for the analog-to-digital converter and the onboard control
and processing system is governed by two parameters - size, and ease of implementa.-
tion. Integrating a useful embedded system into a design should be a matter of days,
not weeks of effort. Therefore, all the components are either off-chip or based on
designs that use very few devices and/or components that already exist in high-speed
circuit designs.
For this design, only the comparator and the voltage reference generator are built
into the test chip. The control logic and clocks will be supplied externally. Because
the turnaround time for the components that need to be integrated into the equalizer
is so long, it makes sense to put only the absolutely essential components into the
integrated circuit and maintain the rest of the components outside the chip. Since
the control logic can be handled via an external programmable digital logic device, it
will have access to the comparator's output and the reference voltage creation hooks.
These signals will be brought outside the test chip. Also, the sampler clock will be
provided via external pattern generators driven by external control logic.
The rationale for choosing components for the comparator and the voltage refer-
ence was reuse of existing components and ease of implementation for new compo-
nents. For that reason, the comparator will be a common-mode logic flip-flop taken
from the design of the test vehicle. The voltage reference generator does not reuse
existing layout, so its most critical design factor is layout simplicity. It takes a PWM
signal and uses an inverter driving an RC integrator to create a reference voltage
with a small ripple riding on top of it. While the components are relatively large, one
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voltage reference can drive several comparators at different points along the signal
path.
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Figure 3-3: System Architecture
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Chapter 4
Comparator
The single-bit analog-to-digital converter needed for a successive approximation con-
verter is a comparator. The comparator makes a decision about whether the voltage
reference or the monitored signal is higher, feeding that information back into the
control path. The comparator's most important design parameters are sensitivity,
aperture speed, linearity, and degradation of the signal path.
4.1 Design Parameters
Sensitivity describes how small a discrepancy between the signal and the reference
voltage the comparator can accurately detect. For signals that have a difference
lower than the sensitivity threshold, the output is unknown. In the case of the design
used for this thesis, the device will not make a decision arbitrarily when the voltage
discrepancy is within its sensitivity limit. Instead, when the device input is in the
unknown range, the comparator outputs the same result as in the previous cycle.
Aperture speed describes what range of signal frequencies over which the com-
parator can accurately operate. In the design implemented for this thesis, aperture
speed and sensitivity are linked. As the frequency of the monitored signal increases,
the sensitivity of the comparator decreases.
Linearity describes how consistently the comparator makes its decision when the
DC level of the signal varies across the range of possible inputs. For example, a
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perfectly linear comparator could switch every time one signal becomes 5mV higher
than the other. A comparator with poor linearity will have different levels of hysteresis
at different signal levels in its range of valid inputs, which results in a greater degree of
uncertainty about the measurement. Linearity is less important than aperture speed
and sensitivity as long as the nonlinearity of the comparator is consistent, because it
can be calibrated out of the measurements.
In some sense, signal interference is the single most important design parameter for
the comparator. The signal monitoring system should be as unobtrusive as possible,
so degradation of the monitored signal must be minimized. The comparator is the
only part of the SAR converter that directly interacts with the measured signal, so
special care must be taken in its design.
There are two major sources of signal degradation that must be evaluated before
completing a design. The first is charge insertion. Charge insertion happens usually as
a function of feedthrough of either the clock signal or some kind of other signal within
the comparator applying a charge to the gate capacitance of the device connected to
the signal path. [10] The other common source of signal degradation is capacitive
loading. Because the devices in the comparator are connected to the signal directly,
their capacitance has an effect on the signal. The capacitive loading is the more
detrimental of these two kinds of interference because it affects the signal path even
when the system is disabled.
Another common comparator design parameter, how quickly the comparator out-
put changes, is not a significant factor in the undersampling signal monitoring system.
Since there are many signal cycles between comparator readings, there is no advan-
tage to a comparator that quickly changes output, so long as the decision is made
accurately.
These parameters, along with the principles of a clean interface, minimum area,
and design reuse determined the architecture and engineering of the comparator.
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4.2 Architecture
Many comparator designs, especially in undersampling applications, use sample-and-
hold front-ends to slow the signal of interest to a level at which a poor comparator
technology, such as an open-loop op-amp or even a differential pair can serve as a
comparator with relatively good sensitivity.
There are several advantages to such an approach. The sample-and-hold device
can be designed to have a very small capacitive loading impact on the signal of
interest, and the comparator can be optimized for size and sensitivity instead of
balancing sensitivity with aperture. Using a clocked sample-and-hold also eliminates
the need for a clocked comparator.
On the other hand, using a separate sample-and-hold injects another point of
nonlinearity and sampling distortion. Most sample-and-hold architectures are subject
to clock feedthrough into both the signal path and the comparator. There has been
research in ways to compensate for the clock feedthrough [10] and sampling distortion
from the range limitations of PMOS and NMOS devices [16] in such systems, but these
systems add design and layout complexity.
For that reason, this design uses a clocked comparator with sufficient sampling
aperture to measure the signals of interest. The clocked comparator will be used to
compare a reference voltage to the signal of interest at a well-defined point in the
signal's period. The reference voltage will be adjusted and additional comparisons
made until the voltage of the signal at that point is known to within the limits of the
comparator's ability to resolve signals.
4.3 Design
The comparator is built using two existing circuit blocks from the equalizer chip
within which the system is embedded. The base comparator is a common-mode logic
flip flop taken from the transmitter of the chip. The flip-flop is designed to function
across signals from 1.4 Volts to 1.8 Volts, which is the same range as the signals
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connected to the comparator. The flip-flop is built by connecting two common-mode
logic latches, designed according to Figure 4-1, in series. The p-side input is connected
to the signal, and the n-side is connected to the voltage reference.
inp
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dlkp clkn
Figure 4-1: Common-Mode Logic Latch
The CML latch has a transparent and a regenerative stage. When the clk signal
is high, the latch is transparent, and it amplifies the difference between the input
signal and the reference generator output. The gain of the transparent stage is ap-
proximately 2.2 for signals that do not reach the rail voltage. When the clk signal is
high, the latch enters its regenerative stage. The gates of the regenerative stage are
driven higher by the higher voltage in the transparent stage, and the positive feed-
back connection of the regenerative stage drives one of the outputs to the positive
rail voltage. The current source and the feedback combine to push the other output
to 1.4 volts.
Since two CML latches are connected in series with their clock signals swapped,
the flip flop they form takes its output from the second CML latch. When clk is
high, the output comes from the regenerative stage of the second latch. When clk
is high, the output comes from the transparent stage of the second flip flop, which
passes the output of the regenerative stage of the first. In this way, the flip flop acts
as a clocked comparator, holding the output from when the clk signal goes low until
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the next cycle.
The other circuit block is necessary to increase the sensitivity and sampling aper-
ture of the comparator. Because the gates of the first regenerative stage form capac-
itance with the output of the flip flop, there is some inertia to switching with small
differences in input voltages. This inertia is not significant when the flip flop is used
to analyze signals separated by 400 mV, but when used as a comparator, it becomes
significant.
The solution to this problem is to add a gain stage before the flip flop input. This
gain is provided by a differential pair taken also from the transmitter stage of the test
vehicle chip as shown in Figure 4-2. It provides gain of approximately 3.5 when not
at rail voltage, which makes the effective gain seen before the regenerative decision
stage 7.5.
Vdd
sig H vref
Figure 4-2: Differential Pair
Figure 4-3 illustrates the comparator running with a clock signal, analyzing a
2GHz signal with a rising reference waveform. The comparator is clocked at exactly
the same point in the 2GHz signal with each period, and it is clear that the comparator
switches when the reference voltage crosses the middle of the 2GHz signal.
This comparator design provides acceptable sensitivity, speed, and bandwidth
effect to make its production viable.
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Parameter Result
Sensitivity 15mV
Speed 2 GHz
Signal BW 2.5 GHzi
Linearity 12mV (slow input)
Table 4.1: Table of Results for Comparator
The comparator is able to detect a 15 mV swing while operating on slow signals.
This performance degenerates as speeds increase, and at 2 GHz, sensitivity declines to
approximately 30 mV switching from high-to-low while remaining at approximately
15 mV switching from low-to-high.
Unfortunately, the speed of the flip-flop suffers when it is wired as a comparator
due to the small signal amplitudes. The preamplifier is sufficiently slow that cascad-
ing them results in the device failing to work at all above 700 MHz, limiting gain.
Additionally, this device adds significant load to the input stage which it samples.
Assuming 75ff of wire capacitance (conservative), a gtx flip-flop driving another gtx
flip-flop sees significant performance degradation, increased rise times, and substantial
attenuation above 2.5 GHz. To use this system in a for-market part, some additional
work would be needed. Signals that connect to the system would need to be split and
buffered before being driven into the comparator stage.
The comparator also provides relatively good linearity. At its easiest, the com-
parator switches from low-to-high when the signal voltage is -1 mV below the reference
voltage. This happens at approximately 1.35V, below the intended range of the de-
vice, and at 1.75V. At worst, it switches at 10mV above. There are a number of
advantages and disadvantages involved with this choice of comparator design. On
the plus side, it is very easy to build and gives 5-bit resolution over 400 mV of swing.
Since it reuses already-existing parts, they have already been tested and have worked
before. The comparator is also fast enough to work without a sample-and-hold circuit.
'Layout Dependent.
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Figure 4-3: Comparator with Rising Input
4.4 Improvements
The most significant flaw with this comparator design is that the flip-flop adds sub-
stantial load to the signal path, slowing down the function of the part from over 5
GHz to slightly above 2 GHz. For the design to be acceptable in a production part,
the signal would need to be buffered and split. This, plus the two-stage gain and the
200piA tail current in each flip-flop results in substantial power drain.
The comparator is also not fast enough without a sample-and-hold to function at
the device signal frequency. Instead, the signals must be slowed to accomodate the
extra load from the device. It would be worth investigating the effects of a sample and
hold circuit on the signal, as well as considering different comparator architectures,
even at the cost of a longer development time. The design reuse in this case does not
work well enough for a part above 2 GHz in speed.
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One easy design solution to the loading and the slow speed is to shrink the device
sizes. Since the largest resistance to change is in the capacitance of the first regen-
erative stage, augmented by their connection to the output of the flip flop, smaller
devices can reduce this resistance to change. While the smaller devices are not as fast
for standard flip flop usage, they can function at the same resolution at approximately
3 GHz, which is a significant increase.
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Chapter 5
Voltage Reference Generator
The Voltage Reference Generator block consists of an inverter driving a resistor-
capacitor integrating load. The output of this block is a reference voltage with a
ripple riding on top of it. The reference voltage can be controlled by varying the duty
cycle of an input square-wave signal. The size of the ripple is the main parameter
involved in the sizing of this circuit. Its maximum acceptable size determines the
minimum size of the devices involved.
5.1 Possible Architectures
The voltage reference generator could be selected from any common digital to analog
conversion architecture. When choosing the architecture, I analyzed three possible
architectures.
The first architecture considered is a "weighted binary" digital to analog con-
verter. This architecture consists of a set of current sources connected in parallel,
each sized relative to the rest to approximate the strength of one bit of the digital
input. The currents are then summed and run across a resistor or other current-to-
voltage converter sized to produce a voltage that corresponds to the summed current,
but ranges across the target voltage range.
The advantages of this design are that it is very fast and that the current sources
can use existing layout and biasing networks that can compensate for temperature
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dependence. One weakness of the design are that it cannot produce a full-swing
reference voltage because the current sources that drive it must be kept in saturation.
This weakness is not terribly detrimental for the signals of interest that are monitored
in this project because the comparator chosen only has a range of 1.8 to 1.4 volts.
However, the other significant weaknesses are more damaging. The current sources
are necessarily relatively large in size. Also design is not very accurate and depends
on the fabrication of a resistor. Worse, each current source requires a separate control.
With an onboard control system, these wires would be small enough that they would
not cause a major issue, but with the control system located off chip, the layout
becomes problematic.
The second possible architecture is a switched capacitor charge-redistribution dig-
ital to analog converter. This design consists of a series of capacitors that are coil-
nected, (via transistor switches), in parallel and to ground and supply voltages. The
number of capacitors determines the resolution of such a converter. A certain per-
centage of the capacitors is connected to supply, while the remainder are connected
to ground. Then, on a clock signal, all the capacitors are shorted together, and the
charge redistributes across all the capacitors. This redistribution creates a reference
voltage equal to
Vs * Chigh/Ctotal (5.1)
where V, is the supply voltage, Chigh is the total number of capacitors that were
connected to the supply voltage in the charging clock cycle, and Ctotal is the total
number of capacitors over which the charge is redistributed to create the reference
voltage. This system is particularly clever in that the capacitors can create a very
linear, very accurate reference voltage. Its greatest inaccuracy is its sensitivity to
supply droop (if the V, at the connecting point is 1.7 volts, the reference voltage will
be scaled accordingly). This design is probably the most sophisticated of the designs
considered, but it suffers from the same issue as the weighted binary controller - too
many control wires.
The third design considered and the one selected is a pulse-width-modulated con-
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trol signal fed into a low pass filter to create a reference voltage. The schematic for
the design is shown in figure 5-1. The expected output voltage is
V,* D (5.2)
where V, is the supply voltage and D is the duty cycle of the converter. The low
pass filter averages the input, so increasing the duty cycle results in an increased
reference voltage. Since the PWM signal frequency is much faster than the time
constant for the low pass filter, the output is a constant voltage with a small ripple
riding on top of it. The filter must be sized appropriately so that the ripple is small
compared to the range of the voltage reference. Since the filter resistor and capacitor
must be relatively large to adequately attenuate the ripple voltage, it is possible to
trade linearity for increased ripple attenuation by adding a "weak" inverter before the
low pass filter. This inverter, which is sized with long, narrow devices, increases the
effective resistance of the low pass filter with an insignificantly small area increase.
The greatest advantages of this design are that it requires only a single control wire
and that it requires less components than the other considered designs, minimizing
layout and design effort. The design's greatest weaknesses are that there is a ripple
present on the generated reference voltage, that the size of the devices involved unless
the PWM signal is very high frequency, and a similar dependence on supply voltage
to the switched capacitor design.
Since the design of the system and the layout constraints required sending the
control signals outside the chip, the PWM signal is the best option for the digital to
analog converter because it requires only a single input pin for control.
5.2 Size Tradeoffs
The major parameters that determine the size of the devices in this DAC architecture
are available die area and the size of the ripple that rides on top of the generated
reference voltage. Since the control logic that generates the PWM signal is off-chip,
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Figure 5-1: PWM with integrator DAC design
the frequency of the signal is limited to approximately 200MHz. This results in a
large ripple that must be attenuated, so there must be a relatively large resistor and
a large capacitor.
5.2.1 Passive Devices
There are three factors that limit the size of the resistor and the capacitor. Generally
increasing the size of the resistor and capacitor both increase the level of integration
in the low pass filter and create a more stable reference voltage. The size of the ripple
must be traded off against the effect of noise, the die area taken by the resistor-
capacitor network, and the charging time of the device.
In general, the only effect of increasing the size of the passive devices in the DAC
is to attenuate the ripple and make the reference voltage more stable. The only
limits on the size of the capacitor are the die area and the amount of time that it
takes for the network to settle to the desired reference voltage. Since the circuit is
primarily for use in testing and monitoring applications, the settling time is not very
important. The capacitor, then, should be as large as die area permits. The principle
that the amount of current present in the integrating adapter must be large enough
to overcome any noise provides an area-independent upper limit on the size of the
resistor. In this case, the die area of the resistor became prohibitive before noise levels
reached an order of magnitude below signal size.
As such, the design principle was to use the largest capacitor and resistor values
that the layout space would allow, then adjust the gate length and width on the
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inverter to get the resolution needed with as little nonlinearity as possible. Any
additional area would go toward making the capacitor larger.
The capacitor selected is 1pF in size. The resistor is 30kQ in size.
5.2.2 Inverter
Given the limitations of the capacitor and resistor sizes and the hard frequency limi-
tation from the control exterior to the chip, more engineering is involved in reducing
the ripple. The cheapest way to do this in terms of area is to drive the RC integrating
network with a "weak" inverter - that is, an inverter that uses minimum width, but
long devices. This trades off linearity for decreased ripple because the weak inverter
is very sensitive to changes in VDS because of its relatively high on-resistance. This
results in linear behavior near 50% duty cycle, and nonlinear behavior as the duty
cycle approaches 0% or 100%. In order to reach the required level of ripple (approx-
imately the level of resolution of the comparator), the inverter size was chosen to be
1.1 pm long, with minimum width, and a scale factor of 2 for the PMOS devices to
compensate for their lower mobility.
5.3 Final Design
The final design for the voltage reference generator follows the PWM and low-pass
filter design for a digital to analog converter. The PWM signal frequency is designed
to be 200 MHz, which is set by the limits of the resolution of the Agilent 81134A
signal generator's duty cycle adjustment.
The reference generator would ideally be small enough that one could be embedded
directly next to each comparator in order to generate a reference voltage most cleanly.
Additionally, the design for the voltage references provides security in case the
inverter does not function appropriately when given a PWM signal. CMOS passgates
allow the PWM reference to be bypassed and a reference voltage from outside the
chip to reach the comparators. These passgates should seriously lessen the odds that
the silicon will fail to function.
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Performance data is listed in below. In Figure 5-2, the DAC reference output is
shown as a function of time at several different duty cycle settings. Each level begins
at the target reference level, that is V, * D. It then settles to the actual output level
for that duty cycle across time. The magnitude of the ripple is as shown.
Figure 5-2: DAC Reference Output vs. Time
In Figure 5-3, the DAC reference output at each level of duty cycle is more clearly
illustrated. If the DAC were perfectly linear, the performance would be a straight
line. Because of the weak inverter, it is not. This discrepancy can be calibrated at
runtime if there is a sampler circuit connected to an input.
In Figure 5-4, the magnitude of the ripple is compared to the frequency of the
PWM signal. Figure 5-4 illustrates the gains to be made by embedding the control
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PWM Voltage Output vs. Target Output
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Figure 5-3: DAC Reference Output vs. Duty Cycle
logic in the system. By doubling or tripling the PWM signal frequency, the increase
in performance will be very noticeable.
In Table 5.1, several significant measurements are shown. The PWM-Inverter
voltage reference produces acceptable granularity with relatively linear performance.
Parameter Result
Range 0 to 1.8 V
Effective Range 1.4 to 1.8 V
Maximum Ripple 22 mV
Max. Ripple in Effective Range 13 mV
Maximum Nonlinearity 260 mV
Max Nonlinearity in Effective Range 140 mV
Table 5.1: Significant Results from Voltage Reference Generator
The maximum voltage ripple of 22 mV happens near 0.9 volts, where each device
spends approximately half its time on. The maximum voltage ripple in the effective
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range of the device (1.4 to 1.8 volts, reflecting the CML signals it will be sampling) is
just over 13 mV. This is a good target value for ripple because it is just barely better
than the maximum range of the comparator.
The device reaches its maximum nonlinearity at very low voltages (approximately
0.3 volts target reference). It performs much better at higher voltages, reaching its
maximum nonlinarity of 140 mV at approximately 1.6 V target reference. I considered
this an acceptable tradeoff to increasing the resistor and/or the capacitor's size by a
factor of five, which would have resulted in a nonlinearity in the mV range because
of the nonlinear devices.
PWM Ripple vs Frequency
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Figure 5-4: DAC Ripple Size vs. Frequency
In Figure 5-5, the layout is shown. The large set of ten squares at the right are
the capacitor, the strips to the left are the resistor, and the inverter occupies the top
left corner. This layout illustrates how well the weak inverter translates area into
decreased ripple, since the inverter is more than an order of magnitude smaller than
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the capacitor.
Figure 5-5: Layout of PWM-Based DAC
5.4 Improvements
There are a number of improvements that could be considered. The most obvious is
that when the control logic is integrated into the on-chip system, the architecture for
the DAC can change to one that trades more control signals for better performance.
The switched-capacitor charge-redistribution converter especially shows promise for
better performance in a smaller overall size.
Similarly, embedding the control logic would allow for increasing the frequency
of the PWM signal. Raising the PWM frequency quickly results in improved ripple
characteristics, as shown in Figure 5-4.
Even maintaining the off-chip control architecture, there remain a few challenges
that can be addressed with clever engineering. For example, it would be possible to
time comparator access to the reference voltage to compensate for the ripple. If the
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comparator hits the reference voltage at exactly the same point in the ripple each
time, the system can be calibrated and the effects of the ripple reduced.
Calibration schemes also offer potential. Such a DAC that could calculate its
own nonlinearity and ripple size would be helpful for a test engineer, especially if the
on-board control logic can automatically compensate.
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Chapter 6
Control System
There are three control systems implemented as part of this thesis. The first is an
external software control system written in Python. It would be used to evaluate
and characterize the fabricated version of the sampling system. The second control
system is used to measure eye heights and is programmed into an external CPLD.
It is a proof-of-concept for an external single-chip control system. The third control
system is an integrated control system written in Verilog. It uses the unfabricated
phase interpolator system to control the comparator clock.
The reason that these three systems are needed is that the fabricated chip requires
external control logic. This decision provided a couple key advantages - it prevented
the chip from being dead on arrival due to a mistake in the control system, and it
did not require resynthesis of a complex digital core, which allowed the chip design
to be completed earlier.
In addition to the control logic provided as part of this thesis, there are a number
of on-chip registers that were borrowed to toggle enables for each of the comparators,
the clock buffer enables, a global bias enable, and the voltage reference bypass line.
These registers are accessed via control software for the test vehicle chip and are not
considered part of the external control logics.
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6.1 Software Control
The software control system is the most important off-chip system designed. It was
used to evaluate the results of the comparator and voltage reference design in a
laboratory environment.
The system is written in Python and takes advantage of PyVISA [4] to control
standard laboratory instruments over a GPIB connection. The lab equipment con-
trolled through this bus provides the complete interface between the control software
and the rest of the undersampling converter. Additionally, prewritten control software
communicates with the registers that control the system.
The system uses two synchronized Agilent 81134A Signal Generators to produce
the sampler clock, system input, and the PWM reference signal. This instrument
is capable of outputting waveforms up to 3 GHz, which is sufficiently fast for this
system. As demonstrated in the voltage reference section, the system expects 200
MHz period PWM signal, which this generator can supply with 0.5% accuracy.
The software control system also depends on a Tektronix 3054B oscilloscope to
capture the output of the comparator.
Since access to an oscilloscope is available, the system capitalizes on the ability of
the oscilloscope to display multiple time limits at once. It requires the comparator
clock to be set just slightly out of phase for the whole system. That creates a "phase
drift" that allows presentation of awesome to happen without fail.
Figure 6-1 presents the system flow. Since only CML signals from 1.4V to 1.8V are
sampled, the control system initially sets the width of the PWM signal to the value
that will yield 1.4V from the voltage reference. This value is calculated based on a
polynomial curve fit to simulated results. After waiting for the reference generator
to settle at its new value, the system queries the oscilloscope to check to see if the
comparator output has gone from low-to-high at any of the points of interest in the
waveform. If there have been any changes at any of those points of interest, the
system logs the new value. It then raises the PWM width to create a reference
voltage 15mV (the minimum resolution of the comparator) higher than the previous
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Figure 6-1: Flowchart for Software Control System
reference voltage.
After the PWM signal reaches a DC input, the software has an array stored of
the values at which the comparator switched for each of the points of interest during
the waveform. Interpolating between each of these values presents a picture of the
waveform with a granularity that depends on the number of points of interest.
6.2 CPLD Control System
The complex-programmable logic device system demonstrates the possibility of an
integrated digital control system. The demonstration CPLD control system is limited
in scope, since it is a proof-of-concept design. The system attempts to measure the
eye height at a single point of interest. The clock must be separately input and must
be in-phase with the measured signal.
The CPLD control system is programmed in Verilog and was synthesized into a
CPLD device hooked up to the dummy system and connected to an array of LEDs
for output.
The CPLD does not provide a clock for the comparator because a real on-chip
digital control system would use on-board phase interpolation and an external clock
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anyway. Also, the CPLD output and the clock input to the chip require different
voltages, so isolation would be required.
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Figure 6-2: Flowchart for CPLD Control System
Figure 6-2 describes the behavior of the control system. The system consists of
two modules, a PWM-producing verilog module and a system control verilog module.
The two modules share a counter and a register to control the duty cycle of the PWM.
The PWM-generating module works on the basis of a single counter. The counter
starts from 0 and counts up to a defined constant that marks the end of the PWM
period, then resets. While the counter's value is less than another constant that
defines the width of the PWM signal, the module outputs a high voltage on the
output line. While the counter's value is greater than the constant that controls the
duty cycle, the module holds the output line voltage low.
The system control module tracks the output of the comparator and raises the
PWM reference voltage until the comparator output toggles from low to high. It
tracks the output voltage and uses a separate counter to decide if there have been
sufficient cycles to permit the PWM generator to restore equilibrium to the voltage
reference. Once that happens, it looks again at the comparator output and determines
whether or not the reference voltage exceeds the signal voltage.
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Both of these systems are clocked from the main CPLD clock. They maintain
their output until the next clock cycle, at which point all clocks advance. The PWM
module cycles through its entire decision tree each clock cycle. The system control
module never returns to its default state unless it is reset.
A Cypress CPLD was the test vehicle for this control logic. This chip runs at a
frequency of 100 MHz, which meant that the PWM signal came out at approximately
1 MHz. That is, of course, far to slow to make the test useful with the real system,
so it was not done.
Future work would include realizing the control system in a chip with a faster
output buffer, like an FPGA. The PWM generator could also be made more efficient
by generating several pulses per period instead of a single long pulse.
6.3 Testing
To test these control systems, I built a dummy circuit using an Analog Devices-
proprietary sample-and-hold system integrated into a high-speed device, an LM311
comparator, and discrete resistors and capacitors to simulate the behavior of the
on-die system.
The dummy system verified the Python control system and aided with debugging.
Because the discrete capacitors and resistors could be made almost arbitrarily large,
it was also possible to test the CPLD control block with these devices.
6.4 Design Decisions
There are essentially two ways to drive a SAR. The first involves picking a single
sample point and adjusting the reference voltage until that point is found. Then,
pick a new sample point and begin again. This method has the advanatage of using
very little memory at a time, since data storage registers can be read immediately
after calculation, then cleared. Unfortunately, this method has the disadvantage of
being slower because adjusting the reference voltage is a slow process.
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The second method for driving the SAR involves picking a single reference voltage
and comparing each sample point to it in a single sweep. This method can yield faster
results in a system in which the limitation on the speed of the converter is the settling
time of its DAC. This method uses extra memory, since it must keep track of the value
of every sample point at one time.
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Chapter 7
Phase Interpolation
Phase interpolation is a method for controlling a delay to move a clock edge between
its natural points. Since the signal monitoring system works using the principle of
undersampling, there are two acceptable methods for controlling the sampler clock,
described in the control system. In this system, the controlled-delay method of in-
terpolation is much easier to implement in control logic and in design. Using a phase
drift method requires registers for each point to be saved.
On-die phase interpolation provides significant advantages over off-chip interpola-
tion. First, it allows a digital control block, synthesized on chip, to control the system
without the need for very much human intervention. If the clock control is added to
the system, the control logic developed for the system can provide output to a regis-
ter without the need for any further input. The phase interpolation provides another
advantage as well. Without phase interpolation, it is difficult to provide a properly
synchronized clock signal. A signal generator synched to the data source and slightly
out of phase is the easiest way to clock the system, which is impractical for signal
monitoring purposes in customer environments. Finally, if there is already a clock
signal provided to the chip, as in synchronous products, the phase interpolation can
use that clock signal instead of requiring a separate pin for its own clock. Coupling
that with register output can result in a completely pinless system, which is a strong
advantage.
For this thesis, I reviewed several possible designs and chose to analyze two basic
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architectures, both consisting of variable delay lines. These architectures are among
the least complex designs available, which made them ideal targets to quickly em-
bed into a test architecture for a chip release. The major parameters of interest are
size/area constraints, adequate resolution, and sensitivity to jitter. Cross-chip re-
producible timing points are not significant, since the only requirement is that the
phase interpolator provide coverage across the full range of a period in reasonable
increments. As long as there are sufficient points across a signal period, and they are
reasonably equidistant from each other, the interpolation will be adequate.
7.1 Differential Pair Delay Line
This architecture uses differential pairs as the basis for both coarse and fine delay
generation. The coarse delay is generated by connecting a series of differential pairs
and muxing their output. Each change in the mux control adds a differential pair
delay to the clock signal. A schematic is shown in Figure 7-1.
Vdd Vdd Vdd
clk
k0-]k
clk out
Vdd
c-k ou t
A>1
Figure 7-1: Coarse Delay Block - Differential Pair Phase Interpolator
These delay lines are based on the time delay of a differential pair that pulls 250uA
of current. The NMOS devices are scaled at 0.45pu.
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Since the maximum resolution of the coarse delay line is a differential-pair delay,
in this case approximately 133ps, a finer delay is necessary to get a sufficient number
of data points to get a representative sample of a 2 GHz signal. A separate fine delay
block is then connected to the output of the coarse delay block, with the final output
coming from the fine delay block.
Coarse Delay Fine Delay Level Shift
Figure 7-2: Block Diagram for Delay Generation Stage
The fine delay generation also consists of differential pairs, but the delay must
reach levels of precision much lower than a full differential pair delay. To that end,
the increased precision is created by driving a set of several differential pairs with
the same clock signal, but varying the size and current source drive of the differential
pairs. In general, as the current drive increases, the speed of the differential pair
increases because the larger device can more easily drive the load capacitance of the
next stage. The tradeoff between the input capacitance of the devices vs. the ability
to drive output capacitance is outside the scope of this thesis, but it is possible to
approximate this tradeoff using the method of Logical Effort. [18] In this case, since
the differential pair stages are all relatively small, the output capacitance dominates,
and each of the differential pair delays decreases with increasing size.
A control system can easily cover the entire period of the signal by advancing the
fine delay stage through all of its possible configurations at each of the coarse delay
stages. Since the delay line adds a constant delay to a clock that is in phase with
the signal path (though much lower frequency), it is possible also for the control logic
to resample a single point of interest multiple times. This allows the control logic to
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Figure 7-3: Fine Delay Block - Differential Pair Phase Interpolator
measure eye heights or eye widths over time.
This delay design results in a differential common-mode logic output, with an
output range of 1.4 to 1.8 volts. It is easy to convert this output to the low-voltage,
1.0 to 1.4 volt range, common-mode logic that the comparator expects by adding a
single differential pair with a different bias point as the final output driver.
7.2 Inverter Delay Line
This architecture uses full-swing CMOS inverters as shown in Figure 7-4 as the basis
for the coarse and fine delay generation. The NMOS devices are 0.5p and the PMOS
device is 1.0p in size. This size was chosen because it is very close to the size that
yields the minimum possible inverter delay, based on simulation driving gates similar
to the ones that would be really seen.
The coarse delay uses an inverter delay as its base delay. It consists of a chain
of these inverters connected as in the simplified schematic in Figure 7-5 so that each
inverter output is connected to both the next stage and a cascade of digital muxes.
The control logic can then cycle through these possible delay amounts. In the case
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of this design, the minimum inverter delay is so seventeen inverters are needed to
completely cover the period of a 2GHz signal.
Vdd
Figure 7-4: CMOS Inverter Schematic
cik
Figure 7-5: Coarse Delay Block - Inverter Phase Interpolator
As with the differential pair-based phase interpolator, an inverter delay yields
insufficient steps to provide a good resolution on the waveform. Without sophisticated
clocking, some kind of interpolation between inverter delay points must be performed.
The approach is exactly the same as for the differential-pair based interpolator. Again,
a fine-grained delay line is connected to the output of the coarse delay line, and the
final output is taken from the fine delay line.
The architecture of the fine delay line is shown in Figure 7-6. There are two
stages in the fine delay line. The first stage adds different capacitance to two identical
inverters, forcing them to drive approximately double and triple the normal load on
an inverter in the coarse stage. This slows down the switching time of the inverters,
since the network has a longer RC time constant. The longer time constant means
that it takes longer for the previous-stage inverter to drive the gate of the loaded
stage past its threshold voltage, "smearing" the clock signal. The second stage drives
a normal load, except that one of the paths uses two inverters in parallel to drive
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it. Putting these inverters in parallel increases the switching time and decreases the
delay because the two inverters cna drive the next stage, loaded by a passgate, faster.
This is the finest-grained delay control, and allows for a resolution of approximately
17 ps. Unfortunately, choosing the larger capacitance in the first stage of the fine
delay and coupling it with the two inverters in parallel yields an output that is only
2 ps apart, which is not useful when sampling a 500 ps period signal.
The fine delay line uses passgate muxes instead of digital muxes to select both the
first and the second stage. These passgates add extra loading to the stages without
buffering the signal, thereby increasing the delay of each of the stages and emphasizing
the stronger phase delay. The passgates then allow for a smoother range of delay that
covers the full delay range more easily.
Other similar designs involve connecting a strong and a weak inverter in parallel,
and muxing it with a strong inverter and a weak inverter to provide a fine-grained
delay. This method yields lower performance, since the strong inverter and weak in-
verter connected in parallel are dominated by the strong inverter. The resulting delay
line provides two points very near each other, with another point from the weak in-
verter that approaches the next inverter delay from the coarse stage. Another method
is to use a switched capacitor circuit to add capacitance to an inverter dynamically,
increasing its delay. This method adds much more complexity to the circuit, though
it probably also yields a finer resolution than the solution shown in Figure 7-6.
A control system then, would perform its analysis with the delay at its minimum
(taking the clock from before the inverter chain, using the fine-delay path that drives
only one extra capacitor, then choosing the two inverters in parallel for the second
stage of the fine delay), then increase the delay through all three stages of the fine
delay control. Once it has done that, it will revert to the lowest delay setting in the
fine control and advance one stage in the coarse control. It can then repeat this cycle
to gather complete coverage of the waveform. This system also allows for targeting
of a specific point, so it is possible to choose a single level of delay to measure eye
heights for example.
This delay design yields an output of a single-ended full-swing signal. To convert
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Figure 7-6: Fine Delay Block - Inverter Phase Interpolator
it to a low-voltage CML clock signal, as required by the comparator design, it must be
converted to a differential signal and driven through a differential pair that produces
the correct range CML.
7.3 Results and Comparison
Both designs for phase interpolation rely on an architecture that adds a static delay
to a synchronized clock. The control system is essentially the same for both methods,
and the two should generate approximately the same level of cleanliness in the clock
signal, since both require a differential pair with low-voltage CML output to generate
the proper range for the comparator clock. As such, the parameters of interest for
comparing these two approaches are resolution, die area, jitter, and power consump-
tion. Of these, resolution is the most important, since that determines how many
data points it is possible to collect, and how specifically the control logic can focus on
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a single area of the signal. Jitter is very important as well, since a jittery clock will
collect an average of the signal both at the target time and the areas directly around
it. Die area is significant because the system needs to be very small in order to fit
unobtrusively inside commercial chips. Power consumption is a parameter of interest,
but only moderately so. Since both designs feature enable bits, it is possible to turn
off virtually all power consumption when the signal integrity monitoring system is
not in use. Since the system is likely to be used only rarely in a production chip, the
extra power will rarely have an effect.
To measure the performance of the chip, I ran a simulation that drove a constant-
frequency 20 MHz signal into the delay line, then changed the delay control signals
to add delay to the signal. The difference between the time the input clock edge rose
to when the output (delayed) edge rose was considered to be the delay generated by
the system. The result of the simulation is shown in Figure 7-7.
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Figure 7-7: Coarse Delay Testing Results - Inverter System
The table of results below lists the performance of the two phase interpolators.
The fine delay settins show the delay generated by each setting of the fine delay for
each of the two architectures. The coarse delay column shows the delay for each
inverter or diff pair in the coarse delay stage, respectively. The temperature variation
compares the largest discrepancy in the fine delay and the coarse delay when the
simulation was run with the temperature at 100 degrees as opposed to 25 degrees. In
both cases, the delay decreased with the extra temperature.
The inverter-based phase delay line is a better choice because of its greater reso-
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Parameter Differential Pair Delay Inverter-Based Delay
Fine Delay Setting 1 80.2 ps 48.7 ps
Fine Delay Setting 2 47.7 ps 31.3 ps
Fine Delay Setting 3 28.4 ps 17.3 ps
Coarse Delay 133 ps 66.0 ps
Temperature Variation Fine 40.2 ps 5.3 ps
Supply Variation Fine 11.4 ps 24.0 ps
Table 7.1: Table of Results for Phase Interpolation
lution. The inverter-based architecture allows for much finer control, which enables
the coarse delay to be set much faster and yield a significant number of additional
data points over the differential architecture. The inverter is also more resillient to
temperature, allowing a factor of ten better resillience in the fine temperature delay,
and a factor of two better performance resisting temperature with the coarse stage.
The inverter-based delay line is also much smaller than the differential pair based
line. On the other hand, the inverter-based delay line is highly sensitive to supply
variation.
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Chapter 8
Full-System Integration and
Results
After the system was integrated into a part, it was simulated extensively to verify
behavior and collect results. The on-chip system was completed through layout. The
results show that the system functions as designed and shows that it demonstrates
sufficient performance to be used to validate the behavior of the rest of the chip.
8.1 Integration
The architecture presented in the thesis was integrated into a high-speed equalizer
part. The complete integrated system consisted of one Voltage Reference Generator
and six Comparators, with no control logic and no phase interpolation. All of the
components of the system were placed in a single equalizer channel, with comparators
on both the P and the N channels of the differential equalizer. Comparators were
placed on the input signal, after some passive equalization, and after most of the
active equalization. All the comparator outputs were connected by passgate muxes,
then connected to the output buffer.
In order to provide an interface for the control logic and the output of the system,
I disconnected one of the equalizer channels from its input and rewired its pins and
control signals to control the sampler, which was embedded in a different channel.
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The borrowed channel's input buffers and output devices were left connected to their
pins, but they were connected to the signal monitoring system instead of to the gutted
channel. The rest of the devices from the borrowed channel remain on the chip, but
their inputs are connected to supply voltage and their control hooks are set to prevent
it from operating and consuming power.
In addition to the commandeered control logic signals and pins, a bypass system
was added to the design to allow a user to supply a reference voltage directly from
off-chip, using the capacitor from the PWM signal to smooth the supplied reference
voltage. The bypass system consisted of CMOS passgate muxes allowing either the
reference voltage or a PWM signal to reach the reference input of the comparator. The
bypass allows for protection in the event that the voltage reference generator does not
behave as expected, and also allows more information about the performance of the
reference generator, by comparing the output of the system with a supplied reference
voltage to the output with the PWM generator connected.
Analog Devices provided assistance from a layout engineer for integrating the
system into the equalizer chip in layout. The voltage reference generator was placed
in a convenient area of the chip previously reserved for fill. The rest of the blocks
were placed directly adjacent to the signals they sampled.
Figure 8-1 shows the layout of the reference generator (at the bottom) and six
comparators (the top blocks), with the overhead of passgates and inverters for control
signals shown between comparators 4 and 5. There is no clock buffering circuitry,
since the expectation is that the sampler clock will be on the order of 10 MHz, which
is sufficiently slow to not require any buffering beyond the buffering taken from the
gutted equalizer channel at the input of the pin. It is notable that the reference
generator is only approximately three times the size of a single comparator cell. Since
the performance of the voltage reference increases directly with an increase in the size
of the capacitor, it could be helpful to increase the size of that capacitor if there is
empty space near the signals of interest.
Figure 8-2 shows the layout of the reference generator embedded in a circuit layout
the same size as the equalizer circuit that it was placed within. For confidentiality
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Figure 8-1: Layout for Voltage Reference Generator and Six Comparators
reasons, the layout of the equalizer cannot be shown, so the non-system layout shown
is a scrambled, darkened, and blurred version of digital circuitry from automatic place
and route tools used in the equalizer. The implemented system remains unaltered
and in the correct place within the equalizer chip. The scale of the system relative
to a very small circuit is the significant parameter of Figure 8-2. The full embedded
monitoring system, not counting the long wires that connect it to pins and control
signals, takes up 0.2% of the die area of the equalizer. Die area, then, is not a
significant drawback to implementing a system of this form into a chip.
8.2 Full-System Results
I conducted several simulations to verify the behavior of the system, verify that the
equalizer design did not fail after the converter was installed, and to measure the
performance of the system. All simulations were run using ADICE, an Analog Devices
proprietary simulation technlology. Performance data were gathered using transistor-
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Figure 8-2: Layout for Complete System with Randomized Layout for Equalizer
level simulation, both with and without parasitic extraction data from the layout.
Functional testing of the complete equalizer chip after embedding the converter is
too complex for a transistor-level simulation to complete without several days of
simulation and monitoring. Since the equalizer's performance had already been tested
with full-chip simulations, I chose to only use behavioral models to verify that the
system functioned properly. These models also tested the behavior of the system,
proving that the system would work according to its specifications if given the proper
input.
8.2.1 Behavioral Verification
To verify the behavior of the system and functionally test the equalizer, I modified a
behavioral startup simulation prepared by designers at Analog Devices for functional
testing of the equalizer chip. I chose to eschew a transistor-level simulations, since the
performance of the design implemented in this thesis can be extracted from smaller
72
simulations without loss of generality.
The behavioral system used voltage sources to directly control the control signals
from the chip, and blocked out all the digital logic from functioning. The design team
for the equalizer also provided some behavioral models that functionally represented
blocks of the transmitter, digital core, and equalization signal path. For the functional
verification, these the block-level behavioral models were used for all the pieces of the
equalizer that were not directly in the signal path monitored by the device. The other
channels of the equalizer and other undisturbed components of the design were not
directly simulated. The signal path directly near the embedded system was simulated
with behavioral switch-style behavioral models that trade off accuracy for speed.
The simulation drove the equalizer channel with voltage sources directly on the
input of the signal path, and monitored the output of the subsampling system as well
as the signal feeding into the equalizer channel of the output buffer. The results from
these tests proved that the devices worked as intended both in the modified equal-
izer blocks and in the subsampler. The control signals succeeded in disabling each
comparator as needed, and the bypass signals behaved as expected. The switching
points of the devices were in line with transistor-level results, and the signals all had
the proper shapes.
In addition, a functional behavioral test that was used to verify connectivity and
startup operation was modified to account for the new control signal paths and run
to verify block-level functionality on the complete modified equalizer chip. The test
passed with no changes to the unmodified system, and proper startup behavior in the
modified blocks.
8.2.2 Transistor-Level Simulation
The following graphs illustrate the output of the system under a number of conditions.
A 2 GHz sine wave with an amplitude from 1.4 to 1.8 volts is driven by a perfect
voltage source into an output differential pair taken from the equalizer stages that
precede the sampler circuitry. This output stage generates the voltage labeled as
sig in the following graphs. The voltage is not centered around 1.6 volts due to the
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behavior of the output stage.
The signal is loaded by both the sampler circuitry and the input stage from the
set of equalizer circuitry that follows the sampler. The voltage reference is set to be
1.65 Volts, and rises to that value from a default inital value of 0 Volts.
The frequency of the clock signal, (clkp) is slightly shifted from 20 MHz, which is
a perfect multiple of 2 GHz. The resulting clock signal drives the comparator clock
in such a way that the. The comparator output is the inverse of what would be
expected, and shows a low voltage when the signal is
The graphs show more than one full period of results, with the inital part of the
graph invalid because the reference voltage is still rising.
These graphs prove the system's functionality. These simulations were run at
different reference voltage levels and with more realistic capacitor-skewed square-wave
inputs as well, providing the information in the table of results.
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Figure 8-3: System Output at Nominal Process Corner, Sine-Wave Input
Figure 8-4 is a particularly interesting output because it shows a number of char-
acteristics up close. First, it illustrates the rise time of the comparator. While the
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rise time looks slow and takes 9 cycles of the monitored signal to rise from 10 to 90%,
this is still an order of magnitude faster than the clock period, leaving plenty of time
for the control logic to read the output of the comparator. Second, this illustration
shows the magnitude of the ripple of the PWM signal. This period of time shows
two complete PWM cycles and illustrates how small the ripple is in comparison to
the full-range CML signals that will be sampled. Finally, Figure 8-4 illustrates the
nonlinear distortion that begins to happen on high-frequency signals exposed to both
the differential pair input of the comparator and the input stage of another equalizer
block. The rising signal distorts more than the falling signal because of the difference
in the ambient voltage around these two voltages. This distortion results in similar
shapes on higher-frequency signals, but attenuation begins to have more of an effect
on signals above 2 GHz.
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Figure 8-4: System Transition - Nominal Process Corner. Note Sine Wave Distortion
Due to Subsampling System
In the fast process corner, with fast NMOS and PMOS devices, resistors, and
capacitors, the system functions almost exactly the same way as in the nominal
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process corner. Again, the reference voltage rises to its proper value, at which point
the system shows a high output when the signal voltage is higher than the reference
voltage. In this case, both transitions happen faster than in the nominal process.
The signal voltage must exceed the reference voltage by less than in the nominal case
to force a transition. The difference is approximately 6 mV higher at the switching
point, which improves the sensitivity of the converter by approximately 33%.
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Figure 8-5: System Output at Fast Process Corner, Sine-Wave Input
In the slow process corner, with slow NMOS and PMOS devices, resistors, and
capacitors, the system functions almost exactly the same way as in the nominal
process corner. Again, the reference voltage rises to its proper value, at which point
the system shows a high output when the signal voltage is higher than the reference
voltage. In this case, both transitions happen later than in the nominal process.
The signal voltage must exceed the reference voltage by a higher amount than in the
nominal case to force a transition. The difference is approximately 14 mV higher at
the switching point, which almost halves the sensitivity of the converter.
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Figure 8-6: System Output at Slow Process Corner, Sine-Wave Input
8.2.3 Results in the Presence of Noise
Measuring a system in the presence of significant noise levels renders the described
method of finding the voltage level at one point with a sweep of the reference voltage
unsuccessful. Because the noise will result in the converter returning a high output
in some cases and a low output in others for the same signal voltage level, the output
will be inconsistent. Figure 8-7 shows the system behavior with a noisy square wave
input. In this case, the gaussian noise source resulted in a single-cycle delay before
the output makes its first low-high transition.
Figure 8-8 shows the delayed output transition, and it is possible to see that the
reference voltage has already passed the voltage level of the signal. This figure is also
instructive in that it shows signal feedthrough on the reference voltage (the higher
frequency ripple) as well as the ripple due to the architecture of the converter (the
lower frequency ripple). The low-frequency ripple does not affect the signal because
the comparator attenuates low-frequency feedthrough.
The system also offers another advantage in dealing with noisy signals. By main-
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taining the reference voltage at a constant level and gathering a distribution of high
and low voltage outputs across time, it is possible to extrapolate the level of the
signal. By adjusting the reference voltage and continuing to gather output data, it
is also possible to gauge the level of noise on the channel. This advantage adds even
more value to an embedded converter system.
8.2.4 Results with Parasitics
Since the layout of all the on-chip components was completed, it was possible to
verify the behavior of the system with parasitic capacitances and resistances added
to the lines into the converter and the devices within the converter. With parasitic
capacitance applied only to the devices within the converter, the performance of the
device is unchanged. The sensitivity varies less than 1 mV, and there is no change to
the sampling aperture or the linearity of the graph.
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Chapter 9
Conclusion
This 5-bit embedded undersampling analog-to-digital converter delivers acceptable
performance while offering the baseline architecture for a system that is both easy to
implement and easy to use. The digital output of the system and the embedded status
of all of its components allows for a user interface powerful, simple, and elegant enough
to distribute to customers. The heavy design reuse that guided its design resulted
in a system that requires little additional simulation and layout time to add to a
new chip. The system is small, uses very little power when disabled, and has a high
enough resolution to yield good results in testing and in monitoring performance.
This system will provide acceptable results when processing common-mode logic
signals up to 2 GHz (4 GBps). Using this design with higher speed signals will
require either an improved input stage that reduces loading on the signal path, or
splitting the signal and buffering it before dispatching it to the test system. Even
given buffering, the comparator is still too slow to measure rise times. While higher
resolution is achievable at slower signal rates because of improved sensitivity in the
comparator stage, at its maximum speed, the converter barely meets specifications
for five-bit resolution. As such, it is a good choice for use in applications with signals
slower than 2 GHz, and a poor choice approaching and above that limit.
To improve this system, a designer should maintain the architecture and focus on
component-level improvements. A digital output remains desirable from a usability
standpoint, and the successive-approximation architecture is clearly the best analog-
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to-digital converter architecture for embedded test and monitoring applications. As
such, time should be invested in improving blocks that do not reach performance
specifications. The comparator and its intrinsic sample and hold are the prime candi-
dates for redesign. They currently provide too much load on the signal path, and their
resolution and analog sampling bandwidth are the limiting factors in the performance
of the design.
Improving the comparator is an imposing challenge because it is constructed from
components that were designed for use in different parts of the test vehicle chip.
Designing a comparator that does not reuse existing circuits and layout can improve
the performance of the system, but the system then loses the ease of implementation
that comes with heavy design reuse. One possible improvement that should have only
a limited impact on design time is adding a small sample-and-hold circuit to the front
end of this comparator, allowing the comparator ample time to reach a conclusion
before its input signal changes.
If I had a chance to restart the thesis, I would spend more time evaluating ad-
ditional vessels for reuse of components from the test vehicle and other products.
For example, prebuilt phase interpolators already existed in a several Analog Devices
products featuring quadrature clocks. Evaluation of these interpolators for the pur-
poses of embedded test and measurement would have been an instructive activity,
even though the equalizer chip in which this design was integrated lacked such clocks.
Further, it would have been interesting to evaluate other stages that could have been
used as comparators, such as CML flip flops from other designs and amplification
stages with a basic sample-and-hold.
The final system meets its objectives, in that it provides adequate performance
while requiring less effort to implement and use than most other designs.
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Appendix A
Source Code
A.1 Python Evaluation Code
# This program (and its assorted GPIB functions) uses
# the adsx34 subsamplers, a tek tds3054b, and the
# agilent 81134a signal generator set up in phase
# drift mode to drive and read from an lm311 comparator.
from visa import *
from time import sleep
from string import *
from ad8101_functions import *
# Number of increments of sampled waveform
resolution = 32
# Frequency of subsampled waveform
sigFreq = 32e3
# Define GPIB Instruments
sigGen = GpibInstrument(4)
# Set termination characters for GPIB communication
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# sigGen.term-chars = ""
tekScope = GpibInstrument(10)
######## Low-Level GPIB Functions #########
# Read the voltage at a specific time in the 3054B
# waveform. Requires that measured channel is active
# on the scope and that vertical cursors are on.
def readScopeVoltage(time):
# Place first cursor at specified time
tekScope.write("CURS:VBA:POSITION1 " + str(time))
# Wait for scope to reset its measurements
sleep(0.5)
# Read back y-value of first cursor
tekScope.write("CURS:VBA:HPOS1?")
return tekScope.read()
# Assumes channel 2, pos. output for PWM signal
# Duty Cycle between 0 and 1.0
def setDutyCycle(dcyc):
dcyc = dcyc * 100
sigGen.write(":OUTP2 OFF")
# Prevent minimum pulse width too small errors
if dcyc > 99.8:
sigGen.write("DCYC2 99.8")
else:
sigGen.write("DCYC2 " + str(dcyc))
sigGen.write("OUTP2:POS ON")
def initSigGeno:
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# Initialize Signal Generator Settings
sigGen.write(":FREQ 159.9936 MHz")
# Set up Sampler Clock15.75057969
sigGen.write(":FUNC:MOD1 SQU")
sigGen.write(":OUTP1:DIV 1")
# Set up PWM Signal
sigGen.write(":FUNC:MOD2 PULS")
sigGen.write(":DCYC2 80%")
sigGen.write(":OUTP2:DIV 8")
# Configure Outputs
sigGen.write(":OUTP:CENT ON")
sigGen.write(":OUTP1 ON")
sigGen.write(":OUTP2:POS ON")
sigGen.write(":OUTP2:NEG OFF")
# Print ID of signal generator to verify GPIB
# communication and alert end of transaction
sigGen.write("*IDN?")
print sigGen.read()
######## Begin Program Code #########
# Initialize Waveform Switch Points
waveform = [1.81 * resolution
# Range from 1.6 to 1.8 volts
for vref in range(168,180,3):
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vref = vref / 100.0
print vref
# Set duty cycle of PWM to produce vref
dc = calculateDutyCycle(vref)
setDutyCycle(dc)
# Evaluate waveform compared to ref voltage
for i,pt in enumerate(waveform):
# pt > vref when the comparator has not
# already switched from low to high at a
# lower voltage
if pt > vref:
time = float(i) / resolution / sigFreq
cmpOut = float(readScopeVoltage(time))
if cmpOut > -130e-3:
print str(cmpOut) + " " + str(-130e-3)
waveform[i]=vref
print "triggered"
print waveform
A.2 Python Utility Functions
import math
######## Function Definitions #########
# Calculate Duty Cycle to generate target reference voltage
def calculateDutyCycle(targetVoltage):
# Compensate for nonlinearity of inverter
# Equation taken from simulation, see documentation
# on sampler cell
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compensatedVoltage = (-3.9687 + math.sqrt(15.75058 + \
4.126*(-2.0042-targetVoltage))) \
/ 2 / -1.0315
# DC * 1.8V = Mean Voltage Output
dutyCycle = compensatedVoltage / 1.8
return dutyCycle
A.3 Verilog PWM Module
/ /**********************************//
// PWM Generating Function
//
// Generates a PWM signal that has a duty cycle corresponding to an average
// value in the 1.4 to 1.8V range when a logic HIGH is 1.8V and a logic LOW
// is OV. PWM signal has 5 control bits in this range.
//
// Duty cycle starts at 1.4V average value and increases by one bit of
// average value whenver the cmp signal is high.
//
// Depends: none
//
// Variables:
// pwm-out: output pwm output pin
// rst: input resets counter to 0, duty cycle to 1.4V level
// dac: output of 5 bit duty cycle register
// cmp: input triggers duty cycle increase
// clk: clock signal
/
// Author: Alexander Moore (alex.moore@analog.com)
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// Date: October 28, 2005
module pwm(clk, cmp, pwm-out, rst, dac);
output pwmout;
reg pwm_out;
output [4:01 dac;
input clk;
input cmp;
input rst;
reg [7:01 counter;
reg [7:0] dutyCycle;
assign dac = dutyCycle[4:01;
always@(posedge clk)
begin
// reset counter
// 5-bit resolution over 1.4-->1.8 means
// 144 samples to cover 0-->1.8 range
if (counter > 8'd143)
counter <= 0;
if (counter < dutyCycle)
pwmout <= 1;
else
pwm-out <= 0;
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if (cmp)
begin
dutyCycle <= dutyCycle + 1;
end
if (rst)
begin
counter <= 0;
// 112 high, 144-112 low corresponds to 1.4V avg output
dutyCycle <= 8'd112;
end
counter <= counter + 1;
end
endmodule
A.4 Verilog Control Module
// Module : Control logic for 6A AD8101 Samplers
// Requires input clock to be the same as
// sampler clock, set to phase-drift mode of
// operation. Currently hard-coded to 32 5-bit
// samples of waveform
//
// Uses ADSX34 Control Board
//
// Depends : pwm.v
//
// Variables:
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// pwmnout: pwm output pin
// smpctr: counter used to verify that pwm signal
// has sufficient time to settle before
/7 additional comparator readings are made
// cmpin: input from comparator
// rst: reset signal
// pwmincrease: signal raised for PWM module to increase
// duty cycle of PWM waveform
//
//
//
// Author: Alexander Moore (alex.moore@analog.com)
// Date: December 14, 2005
module smpControl(cmpjin, clk, pwm-out, rst, smp-out, led-out);
output pwmnout;
output [4:01 smp-out;
output [2:0] led-out;
wire [4:01 adc-out;
reg [9:0] smp-ctr;
reg rst;
reg pwm-increase;
input cmpjin;
input clk;
input rst;
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assign led-out[21 = clk;
assign led-out[1] = 1;
assign led-out[O] = 1;
// LED output display
// Negative logic output
not nO(smp-out[O], adcout[Ol);
not nl(smp-out[11, adcout[11);
not n2(smp-out[2], adcout[2]);
not n3(smp-out[3], adcout[3]);
not n4(smp-out[41, adcout[4]);
pwm pwmO(clk,pwm-increase,pwm-out,rst,adc-out);
always@(posedge clk)
begin
if (rst)
begin
pwmjincrease = 1'bO;
smp-ctr = 10'dO;
end
// Wait at least five full periods of PWM waveform
// before comparing ref voltage to signal.
// PWM period is 144 clock cycles (see pwm.v)
if(smpctr < 10'd719)
begin
pwmincrease = 0;
smp-ctr = smp-ctr + 1;
end
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else
begin
// If ref voltage is lower than signal
// Increase PWM duty cycle
// Reset sample-delay counter
if (cmp-in)
begin
smp-ctr = 10'dO;
pwm-increase = 1;
end
end
end
endmodule
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